Record Details
An integrated MOS addressing circuit
ScholarsArchive at Oregon State University
| Field | Value |
|---|---|
| Title | An integrated MOS addressing circuit |
| Names |
Chang, Ki Suk
(creator) Looney, James C. (advisor) |
| Date Issued | 1969-06-12 (iso8601) |
| Note | Graduation date: 1970 |
| Abstract | This paper is a study of the design of an integrated MOS addressing circuit by using the modified two-phase dynamic shift register. This modified circuit is compared to the conventional two-phase dynamic SR and discussed briefly. The resulting circuit shows several advantages to improve the essential conditions of integrated circuit design and fabrication. Four stages of this dynamic SR are designed on a single monolithic chip. Each stage consists of seven devices and two intentionally added capacitors. A suggestion to imply that more stages can be used in any sequential digital system is given. It is shown that the operation is at AC and the operating frequency is ranged between 200 KHz and 1 MHz clock rates. |
| Genre | Thesis/Dissertation |
| Topic | Transistor circuits |
| Identifier | http://hdl.handle.net/1957/46148 |
