Record Details

A MOSCAP pipeline pseudo passive DAC

ScholarsArchive at Oregon State University

Field Value
Title A MOSCAP pipeline pseudo passive DAC
Names Behera, Prachee Shree (creator)
Temes, Gabor C (advisor)
Date Issued 2005-09-21T18:27:23Z (iso8601)
Internet Media Type application/pdf
Note Graduation date: 2006
Abstract The design of a 10-bit pipelined charge redistribution DAC employing MOSCAPs biased in their accumulation mode is presented in this thesis. A switched capacitor filter and output buffer have also been designed for the system. The effect of MOSCAP nonlinearity on the performance of the pipelined charge redistribution DAC has been analyzed. MOS capacitors and their models available for simulation have been discussed. In addition, the effect of more general capacitor nonlinearities on the performance of the DAC has been presented.
Genre Thesis
Topic DAC
Identifier http://hdl.handle.net/1957/465

© Western Waters Digital Library - GWLA member projects - Designed by the J. Willard Marriott Library - Hosted by Oregon State University Libraries and Press